CWE-1224
Improper Restriction of Write-Once Bit Fields
2020-02-24
00h00 +00:00
00h00 +00:00
Notifikasi untuk CWE tertentu
Tetap terinformasi tentang perubahan untuk CWE tertentu.
Nama: Improper Restriction of Write-Once Bit Fields
The hardware design control register "sticky bits" or write-once bit fields are improperly implemented, such that they can be reprogrammed by software.
Informasi Umum
Detail Latar Belakang
Mode Pengenalan
Architecture and DesignImplementation : Such issues could be introduced during implementation of hardware design, since IP parameters and defaults are defined in HDL code and identified later during Testing or System Configuration phases.
Platform yang Berlaku
Bahasa
Nama: Verilog (Undetermined)Nama: VHDL (Undetermined)
Teknologi
Kelas: System on Chip (Undetermined)Konsekuensi Umum
| Cakupan | Dampak | Kemungkinan |
|---|---|---|
| Confidentiality Integrity Availability Access Control | Varies by Context, Modify Memory Catatan: System configuration cannot be programmed in a secure way. Failure to implement write-once restrictions in hardware design can expose such registers to being re-programmed by software and written multiple times. For example, write-once fields could be implemented to only be write-protected if they have been set to value "1", wherein they would work as "write-1-once" and not "write-once". |
Mitigasi yang Memungkinkan
Phases : Architecture and DesignDuring hardware design, all register write-once or sticky fields must be evaluated for proper configuration.
Metode Deteksi
Automated Analysis
Use automated tools to test that values are not reprogrammable and that write-once fields lock on writing zeros.Catatan Pemetaan Kerentanan
Justifikasi : This CWE entry is at the Base level of abstraction, which is a preferred level of abstraction for mapping to the root causes of vulnerabilities.Komentar : Carefully read both the name and description to ensure that this mapping is an appropriate fit. Do not try to 'force' a mapping to a lower-level Base/Variant simply to comply with this preferred level of abstraction.
Pola Serangan Terkait
| CAPEC ID | Nama Pola Serangan |
|---|---|
| CAPEC-680 | Exploitation of Improperly Controlled Registers
|
Pengajuan
| Nama | Organisasi | Tanggal | Tanggal rilis | Version |
|---|---|---|---|---|
| Arun Kanuparthi, Hareesh Khattri, Parbati Kumar Manna, Narasimha Kumar V Mangipudi | Intel Corporation | 4.0 |
Modifikasi
| Nama | Organisasi | Tanggal | Komentar |
|---|---|---|---|
| CWE Content Team | MITRE | updated Related_Attack_Patterns | |
| CWE Content Team | MITRE | updated Related_Attack_Patterns | |
| CWE Content Team | MITRE | updated Demonstrative_Examples | |
| CWE Content Team | MITRE | updated Relationships | |
| CWE Content Team | MITRE | updated Mapping_Notes | |
| CWE Content Team | MITRE | updated Detection_Factors, Potential_Mitigations, Weakness_Ordinalities | |
| CWE Content Team | MITRE | updated Background_Details, Common_Consequences, Description, Dimensions |
