CWE-1257
Improper Access Control Applied to Mirrored or Aliased Memory Regions
2020-02-24
00h00 +00:00
00h00 +00:00
Notifikasi untuk CWE tertentu
Tetap terinformasi tentang perubahan untuk CWE tertentu.
Nama: Improper Access Control Applied to Mirrored or Aliased Memory Regions
Aliased or mirrored memory regions in hardware designs may have inconsistent read/write permissions enforced by the hardware.
Informasi Umum
Detail Latar Belakang
Mode Pengenalan
Architecture and DesignImplementation
Platform yang Berlaku
Bahasa
Kelas: Not Language-Specific (Undetermined)Sistem Operasi
Kelas: Not OS-Specific (Undetermined)Arsitektur
Kelas: Not Architecture-Specific (Undetermined)Teknologi
Nama: Memory Hardware (Undetermined)Nama: Processor Hardware (Undetermined)
Nama: Microcontroller Hardware (Undetermined)
Nama: Network on Chip Hardware (Undetermined)
Kelas: System on Chip (Undetermined)
Konsekuensi Umum
| Cakupan | Dampak | Kemungkinan |
|---|---|---|
| Confidentiality | Read Memory Catatan: An untrusted agent might be blocked from accessing a memory region, but it is not blocked from accessing the corresponding aliased memory region. | High |
| Integrity | Modify Memory Catatan: An untrusted agent might be blocked from accessing a memory region, but it is not blocked from accessing the corresponding aliased memory region. | High |
| Availability | DoS: Instability | High |
Mitigasi yang Memungkinkan
Phases : Architecture and Design // ImplementationThe checks should be applied for consistency access rights between primary memory regions and any mirrored or aliased memory regions. If different memory protection units (MPU) are protecting the aliased regions, their protected range definitions and policies should be synchronized.
Phases : Architecture and Design // Implementation
The controls that allow enabling memory aliases or changing the size of mapped memory regions should only be programmable by trusted software components.
Catatan Pemetaan Kerentanan
Justifikasi : This CWE entry is at the Base level of abstraction, which is a preferred level of abstraction for mapping to the root causes of vulnerabilities.Komentar : Carefully read both the name and description to ensure that this mapping is an appropriate fit. Do not try to 'force' a mapping to a lower-level Base/Variant simply to comply with this preferred level of abstraction.
Pola Serangan Terkait
| CAPEC ID | Nama Pola Serangan |
|---|---|
| CAPEC-456 | Infected Memory
An adversary inserts malicious logic into memory enabling them to achieve a negative impact. This logic is often hidden from the user of the system and works behind the scenes to achieve negative impacts. This pattern of attack focuses on systems already fielded and used in operation as opposed to systems that are still under development and part of the supply chain. |
| CAPEC-679 | Exploitation of Improperly Configured or Implemented Memory Protections
|
Pengajuan
| Nama | Organisasi | Tanggal | Tanggal rilis | Version |
|---|---|---|---|---|
| Arun Kanuparthi, Hareesh Khattri, Parbati Kumar Manna, Narasimha Kumar V Mangipudi | Intel Corporation | 4.1 |
Modifikasi
| Nama | Organisasi | Tanggal | Komentar |
|---|---|---|---|
| CWE Content Team | MITRE | updated Demonstrative_Examples, Description, Modes_of_Introduction, Potential_Mitigations, Related_Attack_Patterns | |
| CWE Content Team | MITRE | updated Potential_Mitigations | |
| CWE Content Team | MITRE | updated Applicable_Platforms, Related_Attack_Patterns | |
| CWE Content Team | MITRE | updated Applicable_Platforms | |
| CWE Content Team | MITRE | updated Demonstrative_Examples | |
| CWE Content Team | MITRE | updated Related_Attack_Patterns | |
| CWE Content Team | MITRE | updated Relationships | |
| CWE Content Team | MITRE | updated Mapping_Notes | |
| CWE Content Team | MITRE | updated Weakness_Ordinalities | |
| CWE Content Team | MITRE | updated Background_Details, Common_Consequences, Demonstrative_Examples, Description |
