Szczegóły kategorii CWE-1199

CWE-1199

General Circuit and Logic Design Concerns
Draft
2020-02-24 +00:00
2023-06-29 +00:00
Powiadomienia dla konkretnego CWE
Bądź na bieżąco z wszelkimi zmianami dotyczącymi konkretnego CWE.
Zarządzaj powiadomieniami

Nazwa: General Circuit and Logic Design Concerns

Weaknesses in this category are related to hardware-circuit design and logic (e.g., CMOS transistors, finite state machines, and registers) as well as issues related to hardware description languages such as System Verilog and VHDL.

Informacje CWE

Uwagi dotyczące mapowania podatności

Uzasadnienie : This entry is a Category. Using categories for mapping has been discouraged since 2019. Categories are informal organizational groupings of weaknesses that can help CWE users with data aggregation, navigation, and browsing. However, they are not weaknesses in themselves.
Komentarz : See member weaknesses of this category.

Zgłoszenie

Nazwa Organizacja Data Data wydania Version
CWE Content Team MITRE 2019-12-27 +00:00 2020-02-24 +00:00 4.0

Modyfikacje

Nazwa Organizacja Data Komentarz
CWE Content Team MITRE 2020-06-25 +00:00 updated Relationships
CWE Content Team MITRE 2020-08-20 +00:00 updated Relationships
CWE Content Team MITRE 2023-01-31 +00:00 updated Relationships
CWE Content Team MITRE 2023-04-27 +00:00 updated Mapping_Notes
CWE Content Team MITRE 2023-06-29 +00:00 updated Mapping_Notes