CWE-1252 Detail

CWE-1252

CPU Hardware Not Configured to Support Exclusivity of Write and Execute Operations
Incomplete
2020-02-24
00h00 +00:00
2025-12-11
00h00 +00:00
Meldingen voor een CWE
Blijf op de hoogte van wijzigingen voor een specifieke CWE.
Meldingen beheren

Naam: CPU Hardware Not Configured to Support Exclusivity of Write and Execute Operations

The CPU is not configured to provide hardware support for exclusivity of write and execute operations on memory. This allows an attacker to execute data from all of memory.

Algemene informatie

Introductiemodi

Architecture and Design

Toepasselijke platforms

Taal

Class: Not Language-Specific (Undetermined)

Besturingssystemen

Class: Not OS-Specific (Undetermined)

Architecturen

Class: Not Architecture-Specific (Undetermined)

Technologieën

Name: Microcontroller Hardware (Undetermined)
Name: Processor Hardware (Undetermined)

Veelvoorkomende gevolgen

Bereik Impact Waarschijnlijkheid
Confidentiality
Integrity
Execute Unauthorized Code or Commands

Note: Without configuring exclusivity of operations via segregated areas of memory, an attacker may be able to inject malicious code onto memory and later execute it.

Mogelijke risicobeperkingen

Phases : Architecture and Design
Phases : Integration

Notities kwetsbaarheidsmapping

Rechtvaardiging : This CWE entry is at the Base level of abstraction, which is a preferred level of abstraction for mapping to the root causes of vulnerabilities.
Opmerking : Carefully read both the name and description to ensure that this mapping is an appropriate fit. Do not try to 'force' a mapping to a lower-level Base/Variant simply to comply with this preferred level of abstraction.

Gerelateerde aanvalspatronen

CAPEC-ID Naam aanvalspatroon
CAPEC-679 Exploitation of Improperly Configured or Implemented Memory Protections

Referenties

REF-1076

Cortex-R4 Manual
ARM.
https://developer.arm.com/Processors/Cortex-M4

REF-1077

MCS 51 Microcontroller Family User's Manual
Intel.
http://web.mit.edu/6.115/www/document/8051.pdf

REF-1078

Memory Protection Unit (MPU)
ARM.
https://web.archive.org/web/20200630034848/https://static.docs.arm.com/100699/0100/armv8m_architecture_memory_protection_unit_100699_0100_00_en.pdf

Indiening

Naam Organisatie Datum Releasedatum Version
Arun Kanuparthi, Hareesh Khattri, Parbati Kumar Manna, Narasimha Kumar V Mangipudi Intel Corporation 2020-02-13 +00:00 2020-02-24 +00:00 4.0

Wijzigingen

Naam Organisatie Datum Opmerking
CWE Content Team MITRE 2020-08-20 +00:00 updated Related_Attack_Patterns
CWE Content Team MITRE 2022-04-28 +00:00 updated Applicable_Platforms, Related_Attack_Patterns
CWE Content Team MITRE 2022-06-28 +00:00 updated Applicable_Platforms
CWE Content Team MITRE 2023-04-27 +00:00 updated References, Relationships
CWE Content Team MITRE 2023-06-29 +00:00 updated Mapping_Notes
CWE Content Team MITRE 2025-12-11 +00:00 updated Common_Consequences, Description, Weakness_Ordinalities